

Model Name: GA-EP45T-UD3LR REV 1.3


SHEET TITLE

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	TABLE LIST
05	P4 LGA775 A
06	P4 LGA775 B,D
07	P4 LGA775 C
08	P4 L775 E,F,G,H
09	GMCH-Eaglelake HOST
10	GMCH-Eaglelake DDRII
11	GMCH-Eaglelake PCI E, DMI
12	GMCH-Eaglelake INT VGA
13	GMCH-Eaglelake GND
14	GMCH-Eaglelake PWR
15	DDR3 CHANNEL A 1,2
16	DDR3 CHANNEL B 1,2
17	DDR3 TERMINATION
18	PCI EXPRESS*16 SLOT
19	ICH10 DMI, PCI, USB
20	ICH10 GPIO, CTRL
21	ICH10 SATA, FAN PWM
22	ICH10 VCC, GND
23	CLOCK-ICS9LPRS914
24	PCI SLOT 1, 2, PCIEX1 1~4
25	ITE8718/GB,RESET DRIVE
26	COM LPT, -PROHOT,DYNAMIC,RUSB
27	BIOS,CI,HWM,KB/MS

SHEET TITLE

28	AZALIA ALC888
29	AUDIO JACK
30	VCORE PWM ISL6334CRZ
31	DISCRETE1 POWER,FAN CTRL
32	ATX POWER
33	JMicron JMB368
34	LAN REALTEK RTL8111C
35	FRONT PANEL,FUSB,FDD
36	TPM I/F-1.2

PWM各相位的擺法如下：



Component value change history


Data	Change Item	Reason
97/04/01 EBOM:01A	1. P43 CHIPSET E-BOM	
97/04/15 EBOM:02	1. 修改LED的POWER及阻值;DEL R484,DR78. ADD DR79,,R348	
	2. ADD DR80,R300 10-->49.9,C158,LBC43 0ohm-->100PF for EMI	
	3. del Q3,Q4,BC11,BC9,R42,R15,PCI_BT1,PCI_BT2,R166,R168	
97/04/28 EBOM:10A	1. DDR2 VOLTAGE 1.83 --> 1.9V --> 2.0V --> 2.1V-->2.5V	
97/05/09 PBOM:10B	1. DR59,DR60 14K---->549ohm,del DR69	
	2. ADD U9(uP6262),R436,BC133 FOR CPU 超頻	
97/05/21 PBOM:10C	1. ICH,MCH PCI-E ,JM368的RX,TX串電容BOM 0.1U/Y5V-->0.1U/X7R,RTC RTCVDD -->X7R	
	2.ADD U6 FOR DDR TURN ON 2.1V ISSUE	
97/06/4 PBOM:10D	1.DEL Q107,R620,ADD R621	
	2.Q49(BAT54C) 限用 DII	
97/06/18 PBOM:10E	1.ADD MB_ID R283,DEL R282,Q87,Q91,R452,R498,R499,R500 FOR VTT_GMCH 1.2V	
	2.C197 0.1U/Y5V--->X7R	
	3.R300 49.9--->100 ohm ,C158 Y5V--->X7R for USB	
	4.DC20 0.01u--->1nf FOR CPU PSI ISSUE	
97/08/07 EBOM:20A	1.CPU 改為SMART FAN	
	2.L4,L7 CHOKE Footprint Change "CHOKE1U2-20A-1PQN"	
	3.獨立南橋1.1v 的電壓	
	4. ADD GPIO37 FOR LOAD LINE CALIBRATION	
	5.J368 改為1.8V;R209=100 OHM, ADD R640 FOR MB_ID2	
97/08/08 EBOM:30A	1.J368 改為1.8V;47--->44.2	
	2.TO252---改為POWER PACK	
97/08/26 EBOM:10A	1.DDR2換成DDR3 2.換NB /SB HEAT SINK	
97/10/15 PBOM:10B	1.CHANGE SB HEAT SINK FOR DDR3專用 2.R414 102K-->105K;R384 1.27k---->1.3k for 電壓調整	
	3. FDD改為白色	
98/02/20 PBOM:10C	1.100UF 統一料號	
98/05/18 PBOM:10D	1.Backup bios R56 pull-high 1k--->330 ohm;	移除SST BIOS
98/06/16 PBOM:10E	1.藍、白 DIMM slot;白色IDE	
98/11/11 EBOM:11A	1.add EUP function,audio co-lay 892;change connector color	98/11/27 PBOM:11A 1.ADD package
99/04/16 PBOM:13A	1.F4,F5 1.6A--->3.5A 2.R348,R86,R87,R336,R337,R338 1K--->8.2K FOR PHASE LED	
	3.U6,U9 UPI6262 10%	

Circuit or PCB layout change
for next version

[illegible]

<p align="center"><i>Gigabyte Technology</i></p>			
<p align="center">Title BOM & PCB MODIFY HISTORY</p>			
Size Custom	Document Number	GA-EP45T-UD3LR	Rev 1.3
Date:	Monday, April 26, 2010	Sheet 2 of 36	






BLOCK DIAGRAM



ICH8 GPIO LIST TABLE


PIN NAME	PWR WELL	AFTER/ PLTRST	USAGE	NOTE
GP0	MAIN	IN	-ACZ_DET	P/U 8.2K VCC3
GP1/TACH1	MAIN	IN	ICH_FAN_TACH1	P/U 8.2K VCC3
GP2/PIRQE#	MAIN	IN	-PIRQE	P/U 8.2K VCC3
GP3/PIRQF#	MAIN	IN	-PIRQF	P/U 8.2K VCC3
GP4/PIRQG#	MAIN	IN	-PIRQG	P/U 8.2K VCC3
GP5/PIRQH#	MAIN	IN	-PIRQH	P/U 8.2K VCC3
GP6/TACH2	MAIN	IN	ICH_FAN_TACH2	P/U 8.2K VCC3
GP7/TACH3	MAIN	IN	ICH_FAN_TACH3	P/U 8.2K VCC3
GP8	STBY	IN	GPIO8 (DUALBIOS_INPUT)	P/U 8.2K 3VDUAL
GP9	STBY	OUT	WOL_ONLY	P/D 100K GND
GP10	STBY	IN	CLGPIO1	P/U 8.2K 3VDUAL
GP11/SMBALERT#	STBY	OUT	-SMBALRT	P/U 8.2K 3VDUAL
GP12	STBY	IN	MB_ID0	P/U 8.2K 3VDUAL
GP13	STBY	IN	-LPCPME	P/U 8.2K 3VDUAL
GP14	STBY	IN	CLGPIO2	P/U 8.2K 3VDUAL
GP15	STBY	OUT	LAN_DISABLE (STP_PCI-)	N/A
GP16	MAIN	OUT/LOW	RESET	N/A
GP17/TACH0	MAIN	IN	ICH_FAN_TACH0	P/U 8.2K VCC3
GP18	MAIN	OUT	MB_ID1	P/U 8.2K VCC3
GP19	MAIN	IN	SATA1GP	P/U 8.2K VCC3
GP20	MAIN	OUT	-SPI_WP0	P/U 1K 3VCL
GP21	MAIN	IN	SATA0GP	P/U 8.2K VCC3
GP22	MAIN	IN	SCLOCK	P/U 8.2K VCC3
GP23	MAIN	OUT	-LDRQ1	P/U 8.2K VCC3
GP24	STBY	OUT	CLGPIO0	P/U 8.2K 3VDUAL
GP25	STBY	IN	MB_ID2 (STP_CPU-)	P/U 8.2K 3VDUAL
GP26/S4_STATE#	STBY	OUT	S4_STATE#	P/U 8.2K 3VDUAL
GP27	STBY	OUT/LOW	GPIO27 (EL_STATE0)	P/U 8.2K 3VDUAL
GP28	STBY	OUT/LOW	PWR_LED (EL_STATE1)	N/A
GP29/OC5#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP30/OC6#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP31/OC7#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP32	MAIN	OUT	DUAL_BIOS	P/U 100K+1M VCC3
GP33	MAIN	OUT	DUAL_BIOS	P/U 8.2K VCC3
GP34	MAIN	OUT/LOW	GPIO34/SMB_RST	N/A
GP35	MAIN	OUT	SATACLKREQ#	N/A
GP36	MAIN	IN	SATA2GP	P/U 8.2K VCC3
GP37	MAIN	IN	SATA3GP	P/U 8.2K VCC3
GP38	MAIN	IN	SLOAD	P/U 8.2K VCC3
GP39	MAIN	IN	GPIO39	P/D 8.2K GND
GP48	MAIN	IN	GPIO48	P/U 8.2K VCC3
GP49	MAIN	IN	CPUPWROK	P/U 100 VTT_OL

VCORE:6 PHASE PWM--ISL6327CRZ




Gigabyte Technology			
Title			
TABLE LIST			
Size B	Document Number	Rev	
	GA-EP45T-UD3LR	1.3	
Date:	Monday, April 26, 2010	Sheet	4 of 36


HA/REQ: 50歐姆+-15% [4/11]
ADSTB: 50歐姆+-15% [4/14]






SP-CAP X 3PCS




0.667 X VTT FOR LGA775 PIN H2/F2




0.635 X VTT FOR LGA775 PIN H1/G10




CPU GTLREF RATIO		
GTLREF_UV0	GTLREF_UV1	Ratio Set
HIGH	HIGH	0.67
LOW	HIGH	0.65
HIGH	LOW	0.63
LOW	LOW	0.615







CPU-SK/775/S/15



CPU-SK/775/S/15





CPU-SK/775/S/15



CPU-SK/775/S/15



PCIEX16:16/5/5/5/16(breakout min 8/4/5/4/8)

Impedance=85 +/- 17.5%



DMI:12/4/8/4/12

Impedance=95 +/- 17.5%



Gigabyte Technology

Title			
GMCH-PCI E & DMI			
Size	Document Number	GA-EP45T-UD3LR	
Custom		Rev	1.3
Date:	Monday, April 26, 2010	Sheet	11 of 36


EXP_SM
0:SDVO OR PCIE
1:BOTH SDVO AND PCIE


EXP_SLR:
0:BTX PCIE are reversed
1:ATX PCIE normal


ITPM:
0:ENABLE ITPM
1:DISABLE ITPM


CEN:
0:DISABLE TLS
1:ENABLE TLS


CL_VREF:4/10
0.349V














DDR TERMINATION CHANNEL A



DDRVTT Decouple



DDR18V Decouple




DDRVTT Decouple





DDR TERMINATION CHANNEL B

DDR18V Decouple




DDRVTT Decouple



Gigabyte Technology

Title			DDR3 TERMINATOR		
Size	Document Number	GA-EP45T-UD3LR			Rev
Custom					1.3
Date:	Monday, April 26, 2010	Sheet	17	of	36



PCI-E REV:1.1--> 2.5GHZ



PCE-E X1(單向) BANDWIDTH=2.5GHZ*(8b/10b)=2Gb/s=250MB/s

PCE-E X1(雙向) BANDWIDTH=2.5GHZ*(8b/10b)X2=4Gb/s=500MB/s


PCE-E X16(單向) BANDWIDTH=2.5GHZ*(8b/10b)X16=32Gb/s=4GB/s

PCE-E X16(雙向) BANDWIDTH=2.5GHZ*(8b/10b)X16X2=64Gb/s=8GB/s

PCI-E REV:2.0--> 5GHZ




AF82801JR-A0/BGA676/[10HB1-038280-F0R]



SB_HS[12SP2-030030-51R_12SP2-030030-52R_12SP2-030030-53R]

FOR DDR3専用SB heat sink

DMI:12/4/8/4/12
Impedance=95 +- 17.5%



AF82801JR-A0/BGA676/[10HB1-038280-F0R]

ICHB

ICH9
(2/6)


DMI

PCI-E


USB:15/4.5/7.5/4.5/15
Impedance=90+- 15%




USB



Gigabyte Technology			
Title ICH9-PCI, DMI, LAN, USB			
Size B	Document Number	GA-EP45T-UD3LR	
Date:	Monday, April 26, 2010	Sheet	19 of 36



CL VREF: 4/10
0.405V



ICH9R

SATA: 15/4/8/4/15
Impedance=95 +- 17.5%


Can't SWAP PIN

ICH10 remove after
verify

The ICH8 integrated GbE LAN test
mode is activated any time the
ICH8 GPIO39 signal is not at a
low logic level.


Workaround
Under investigation. Possible
workaround is to use a weak
pulldown resistor on GPIO39 to
ensure signal is always low

SATA: 15/4/8/4/15
Impedance=95 +- 17.5%



Gigabyte Technology

Title			
ICH9- SATA, FAN CTRL			
Size	Document Number	GA-EP45T-UD3LR	
Custom			Rev 1.3
Date:	Monday, April 26, 2010	Sheet	21 of 36



CLK GEN CK505

50欧姆: [18/4/10/4/18]





50欧姆: [18/4/10/4/18]

50欧姆: [18/4/10/4/18]

50欧姆: [4/10]

50欧姆: [4/10]

50欧姆: [4/10]




GSEL=1,96Mhz from 14/15,SATACLK from 17/18
GSEL=0,SATACLK from 14/15,PCIECLK from 17/18


Gigabyte Technology

Title		CK505 CLK GEN	
Size	Document Number	GA-EP45T-UD3LR	
Custom		Rev	1.3
Date:	Monday, April 26, 2010	Sheet	23 of 36

PCI1,2 SLOT



PCIE*1



Gigabyte Technology			
Title			
PCI SLOT 1, 2/PCIEX1			
Size			
Custom			
Document Number			
GA-EP45T-UD3LR			
Rev			
1.3			
Date:			
Monday, April 26, 2010			
Sheet			
24 of 36			

IT8712F LPC I/O

VCC R4 1K/4/1 LAN ISO

R7 680/4 DTR2-

VCC R8 8.2K/4/X DTR2- 32

R6 680/4 RTS2- 32

31 1.5V_OV1 VCCO 35

R5 680/4 VCCO 35

31 FANIO1 FANPWM1 38

31 FANIO2 FANPWM2 41

31 FANIO3 FANPWM3 44

31 VCC1_25_UV1 LED_CTL 46

31 DDR18V_OV3 30 PWM_FRQ1 48

5 GTLREF_UV1 5 GTLREF_UV0 50

TURBO1 TURBO0 53

31 FANIO4 6 BSEL166_3 54

6 BSEL166_4 55

EUP_N 56

31 DDR18V_OV2 31 DDR18V_OV1 58

35 LAN_DSM 59

30.27 ICH_SPI_CS R37 0/4/SHT/X 61

VCCO R48 1K/4/1 62

R41 18.24 -PCIE_RST 63

20.21.31 PWROK1 64

33.35 -PFMRST2 65

12 -PFMRST1 66

VIDVCC -PFMRST 67

-LDRQ0 -LDRQ0 68

VCCO R52 8.2K/4/X 69

-RST_BTN

P.U一定要指定用1k到VCC

BC10 100p/4/NPO/50V/J/X

21.36 SERIRQ 70

20.36 -LFRAME 71

LAD0 72

LAD1 73

LAD2 74

LAD3 75

LAD4 76

LAD5 77

LAD6 78

LAD7 79

LAD8 80

LAD9 81

LAD10 82

LAD11 83

LAD12 84

LAD13 85

LAD14 86

LAD15 87

LAD16 88

LAD17 89

LAD18 90

LAD19 91

LAD20 92

LAD21 93

LAD22 94

LAD23 95

LAD24 96

LAD25 97

LAD26 98

LAD27 99

LAD28 100

LAD29 101

LAD30 102

LAD31 103

LAD32 104

LAD33 105

LAD34 106

LAD35 107

LAD36 108

LAD37 109

LAD38 110

LAD39 111

LAD40 112

LAD41 113

LAD42 114

LAD43 115

LAD44 116

LAD45 117

LAD46 118

LAD47 119

LAD48 120

LAD49 121

LAD50 122

LAD51 123

LAD52 124

LAD53 125

LAD54 126

LAD55 127

LAD56 128

LAD57 129

LAD58 130

LAD59 131

LAD60 132

LAD61 133

LAD62 134

LAD63 135

LAD64 136

LAD65 137

LAD66 138

LAD67 139

LAD68 140

LAD69 141

LAD70 142

LAD71 143

LAD72 144

LAD73 145

LAD74 146

LAD75 147

LAD76 148

LAD77 149

LAD78 150

LAD79 151

LAD80 152

LAD81 153

LAD82 154

LAD83 155

LAD84 156

LAD85 157

LAD86 158

LAD87 159

LAD88 160

LAD89 161

LAD90 162

LAD91 163

LAD92 164

LAD93 165

LAD94 166

LAD95 167

LAD96 168

LAD97 169

LAD98 170

LAD99 171

LAD100 172

LAD101 173

LAD102 174

LAD103 175

LAD104 176

LAD105 177

LAD106 178

LAD107 179

LAD108 180

LAD109 181

LAD110 182

LAD111 183

LAD112 184

LAD113 185

LAD114 186

LAD115 187

LAD116 188

LAD117 189

LAD118 190

LAD119 191

LAD120 192

LAD121 193

LAD122 194

LAD123 195

LAD124 196

LAD125 197

LAD126 198

LAD127 199

LAD128 200

LAD129 201

LAD130 202

LAD131 203

LAD132 204

LAD133 205

LAD134 206

LAD135 207

LAD136 208

LAD137 209

LAD138 210

LAD139 211

LAD140 212

LAD141 213

LAD142 214

LAD143 215

LAD144 216

LAD145 217

LAD146 218

LAD147 219

LAD148 220

LAD149 221

LAD150 222

LAD151 223

LAD152 224

LAD153 225

LAD154 226

LAD155 227

LAD156 228

LAD157 229

LAD158 230

LAD159 231

LAD160 232

LAD161 233

LAD162 234

LAD163 235

LAD164 236

LAD165 237

LAD166 238

LAD167 239

LAD168 240

LAD169 241

LAD170 242

LAD171 243

LAD172 244

LAD173 245

LAD174 246

LAD175 247

LAD176 248

LAD177 249

LAD178 250

LAD179 251

LAD180 252

LAD181 253

LAD182 254

LAD183 255

LAD184 256

LAD185 257

LAD186 258

LAD187 259

LAD188 260

LAD189 261

LAD190 262

LAD191 263

LAD192 264

LAD193 265

LAD194 266

LAD195 267

LAD196 268

LAD197 269

LAD198 270

LAD199 271

LAD200 272

LAD201 273

LAD202 274

LAD203 275

LAD204 276

LAD205 277

LAD206 278

LAD207 279

LAD208 280

LAD209 281

LAD210 282

LAD211 283

LAD212 284

LAD213 285

LAD214 286

LAD215 287

LAD216 288

LAD217 289

LAD218 290

LAD219 291

LAD220 292

LAD221 293

LAD222 294

LAD223 295

LAD224 296

LAD225 297

LAD226 298

LAD227 299

LAD228 300

LAD229 301

LAD230 302

LAD231 303

LAD232 304

LAD233 305


LAD234 306

LAD235 307


LAD236 308

LAD237 309

TEMP H/W MONITOR




CASE OPEN



Case Open Circuits

VOLTAGE-- H/W MONITOR




PCI_BT1



JP/1*2/BU/OH/O:[1-2]CLOSE/X


KB/MS



Gigabyte Technology

Title			
BIOS/HW-MONITOR/CI/KB/MS			
Size	Document Number	GA-EP45T-UD3LR	
Custom			Rev 1.3
Date:	Monday, April 26, 2010	Sheet 27	of 36

	ALC889A+	ALC889A	ALC888Vx
CR107	X	O	X
CR108	X	O	X
CR109	X	O	O
CR110	O	X	X
CR2	20K/1%	20K/0.1%	20K/1%



20 ACZ_SDOUT ←

20 ACZ_SYNC ←

20 -ACZ_RST ←


20 ACZ_BITCLK ←

20 ACZ_SDIN2 ←

Gigabyte Technology



Title			
ALC888			
Size	Document Number	GA-EP45T-UD3LR	
Custom			Rev 1.3
Date:	Monday, April 26, 2010	Sheet 28	of 36

CODEC POWER/EMI PAD




CO-LAYOUT

CD IN




**SPDIF**

AZALIA JACK




3RP/26P/OR,BK,GY,BU,GE,PK/RA/D/1/B
VISTA規範: REAR-->BLK,CEN/SUB-->ORG


BTX AZALIA CONNECTOR




LINE-OUT




LINE-IN




MIC-IN





SURROUND



CEN/LFE





SURR BACK

**AZALIA FRONT PANEL**





Gigabyte Technology

Title			
AUDIO JACK			
Size	Document Number		Rev
Customr	GA-EP45T-UD3LR		1.3
Date:	Monday, April 26, 2010	Sheet	29 of 36







ATX POWER CONNECTOR



螺絲孔位置圖 (注意Footprint不同)




Gigabyte Technology

Title			
ATX POWER CONNECTOR			
GA-EP45T-UD3LR			
Size	Document Number	Rev	1.3
Date:	Monday, April 26, 2010	Sheet	32 of 36

3.3V to 1.8V Voltage Regulator

L1117LG/N/SOT223/1A




25,35 -PFMRST2

RC1
100P/4/N/50V/X



JMB368

JM368/LQFP40



OLNY FOR JMB368


PH_DD7	DD7A
PH_DD8	DD8A
PH_DD6	DD6A
PH_DD9	DD9A

PH_DD5	DD5A
PH_DD4	DD4A
PH_DD10	DD10A
PH_DD11	DD11A


PH_DD3	DD3A
PH_DD12	DD12A
PH_DD2	DD2A
PH_DD13	DD13A

PH_DD1	DD1A
PH_DD0	DD0A
PH_DD14	DD14A
PH_DD15	DD15A



PH_DIOW_N	DIOWnA
PH_DIOR_N	DIORnA
PH_DMACK_N	DMACKnA
PH_DA1	DA1A
PH_DA0	DA0A
PH_CS0_N	CS0nA
PH_DA2	DA2A
PH_CS1_N	CS1nA
PH_IORDY	IORDYA
PH_DMARQ	DMARQA
PH_INTRQ	INTRQA
PH_CBLID_N	PDIAGnA




close to IC




Close to pin22 and pin39



PATCH -HDLED ISSUE



IDE Connector



BH/2*20K20/WH/SHN/2.54/V/A/PA46

Gigabyte Technology


JMR363

Size Custom	Document Number	Rev
	GA-EP45T-UD3LR	1.3
Date:	Monday, April 26, 2010	Sheet 33 of 36


FRONT USB1

19 +USBP0 <-> +USBP0
19 -USBP0 <-> -USBP0
19 +USBP1 <-> +USBP1
19 -USBP1 <-> -USBP1

560u/FP/D/6.3V/89/8m




FOR EMI




FRONT USB2


19 +USBP2 <-> +USBP2
19 -USBP2 <-> -USBP2
19 +USBP3 <-> +USBP3
19 -USBP3 <-> -USBP3




FOR EMI




FRONT USB OC




USB POWER




FLOPPY



SATA LED



INTEL FRONT PANEL




BH/2*10K10,11,12,13,15,17,19/BK/2.54/VA/PA/[11NH3-000210-B1R_11NH3-000210-B2R


Gigabyte Technology

Gigabyte Technology			
FP,F_USB,USB PWR,FDD,BZ			
Size	Document Number	GA-EP45T-UD3LR	
Custom			Rev 1.3
Date:	Monday, April 26, 2010	Sheet	34 of 36


PCIE-1G LAN



USB_LAN_CONNECTOR




USB POWER




Power domain chart


	RTL8111B/ RTL8101E	RTL8111C	
AVDD33	3.3V	3.3V	
AVDD18	1.8V	1.2V	
EVDD18	1.8V	1.2V	
DVDD15	1.5V	1.2V	

USB LAN



REAR USB OC





GIGABYTE THCHNOLOGIES

Title				TPM I/F-SLB 9635 TT 1.2			
Size	Document Number						Rev
Custom	GA-EP45T-UD3LR						1.3
Date:	Monday, April 26, 2010			Sheet	36	of	36